Nvidia AI Automates Chip Layouts, Easing 2nm Design Bottleneck

Nvidia and Duke University have unveiled SCALE, a self-supervised AI method to automate design-rule violation (DRV) fixes in advanced sub-2nm chip layouts. This research directly addresses the escalating complexity and cost of physical design, a critical bottleneck in Moore